



# Intel Calpella BLOCK DIAGRAM


## Intel Calpella Arrandale UMA


01



### Power Sequence







U19C

14 M\_A\_DQ[63:0]

M A DQ0 A10 SA\_DQ[0]  
M A DQ1 C10 SA\_DQ[1]  
M A DQ2 C7 SA\_DQ[2]  
M A DQ3 A7 SA\_DQ[3]  
M A DQ4 B10 SA\_DQ[4]  
M A DQ5 D10 SA\_DQ[5]  
M A DQ6 E10 SA\_DQ[6]  
M A DQ7 A8 SA\_DQ[7]  
M A DQ8 D8 SA\_DQ[8]  
M A DQ9 F10 SA\_DQ[9]  
M A DQ10 E6 SA\_DQ[10]  
M A DQ11 F7 SA\_DQ[11]  
M A DQ12 E9 SA\_DQ[12]  
M A DQ13 B7 SA\_DQ[13]  
M A DQ14 C6 SA\_DQ[14]  
M A DQ15 H10 SA\_DQ[15]  
M A DQ16 G8 SA\_DQ[16]  
M A DQ17 K7 SA\_DQ[17]  
M A DQ18 K7 SA\_DQ[18]  
M A DQ19 J8 SA\_DQ[19]  
M A DQ20 G7 SA\_DQ[20]  
M A DQ21 G10 SA\_DQ[21]  
M A DQ22 J7 SA\_DQ[22]  
M A DQ23 J10 SA\_DQ[23]  
M A DQ24 L7 SA\_DQ[24]  
M A DQ25 M8 SA\_DQ[25]  
M A DQ26 M8 SA\_DQ[26]  
M A DQ27 L9 SA\_DQ[27]  
M A DQ28 L8 SA\_DQ[28]  
M A DQ29 K8 SA\_DQ[29]  
M A DQ30 N8 SA\_DQ[30]  
M A DQ31 P9 SA\_DQ[31]  
M A DQ32 AH5 SA\_DQ[32]  
M A DQ33 AF5 SA\_DQ[33]  
M A DQ34 AK6 SA\_DQ[34]  
M A DQ35 AK7 SA\_DQ[35]  
M A DQ36 A6 SA\_DQ[36]  
M A DQ37 AG5 SA\_DQ[37]  
M A DQ38 AJ7 SA\_DQ[38]  
M A DQ39 AJ6 SA\_DQ[39]  
M A DQ40 AJ10 SA\_DQ[40]  
M A DQ41 AJ8 SA\_DQ[41]  
M A DQ42 AK10 SA\_DQ[42]  
M A DQ43 AK12 SA\_DQ[43]  
M A DQ44 AK8 SA\_DQ[44]  
M A DQ45 AL7 SA\_DQ[45]  
M A DQ46 AK11 SA\_DQ[46]  
M A DQ47 AL8 SA\_DQ[47]  
M A DQ48 AM6 SA\_DQ[48]  
M A DQ49 AM10 SA\_DQ[49]  
M A DQ50 AR11 SA\_DQ[50]  
M A DQ51 AL11 SA\_DQ[51]  
M A DQ52 AM9 SA\_DQ[52]  
M A DQ53 AN9 SA\_DQ[53]  
M A DQ54 AT11 SA\_DQ[54]  
M A DQ55 AP12 SA\_DQ[55]  
M A DQ56 AM12 SA\_DQ[56]  
M A DQ57 AN12 SA\_DQ[57]  
M A DQ58 AM13 SA\_DQ[58]  
M A DQ59 AT14 SA\_DQ[59]  
M A DQ60 AT12 SA\_DQ[60]  
M A DQ61 AL13 SA\_DQ[61]  
M A DQ62 AR14 SA\_DQ[62]  
M A DQ63 AP14 SA\_DQ[63]

DDR SYSTEM MEMORY A

SA\_CLK[0] AA6 M\_A\_CLKP0 14  
SA\_CLK[0] AA7 M\_A\_CLKN0 14  
SA\_CKE[0] P7 M\_A\_CKE0 14  
  
SA\_CLK[1] Y6 M\_A\_CLKP1 14  
SA\_CLK[1] Y5 M\_A\_CLKN1 14  
SA\_CKE[1] P6 M\_A\_CKE1 14  
  
SA\_CS#[0] AE2 M\_A\_CS0# 14  
SA\_CS#[1] AE8 M\_A\_CS1# 14  
  
SA\_ODT[0] AD8 M\_A\_ODT0 14  
SA\_ODT[1] AF9 M\_A\_ODT1 14  
  
SA\_DM[0] B9 M\_A\_DM0 M\_A\_DM[7:0] 14  
SA\_DM[1] D7 M\_A\_DM1  
SA\_DM[2] M7 M\_A\_DM2  
SA\_DM[3] AG6 M\_A\_DM4  
SA\_DM[4] AM7 M\_A\_DM5  
SA\_DM[5] AN10 M\_A\_DM6  
SA\_DM[6] AN13 M\_A\_DM7  
SA\_DM[7]  
  
SA\_DQS#[0] C9 M\_A\_DQSN0 M\_A\_DQSN[7:0] 14  
SA\_DQS#[1] F8 M\_A\_DQSN1  
SA\_DQS#[2] J8 M\_A\_DQSN2  
SA\_DQS#[3] N9 M\_A\_DQSN3  
SA\_DQS#[4] AH7 M\_A\_DQSN4  
SA\_DQS#[5] AK9 M\_A\_DQSN5  
SA\_DQS#[6] AP11 M\_A\_DQSN6  
SA\_DQS#[7] AT13 M\_A\_DQSN7  
  
SA\_DQSP#[0] C8 M\_A\_DQSP0 M\_A\_DQSP[7:0] 14  
SA\_DQSP#[1] F9 M\_A\_DQSP1  
SA\_DQSP#[2] H9 M\_A\_DQSP2  
SA\_DQSP#[3] M9 M\_A\_DQSP3  
SA\_DQSP#[4] AH8 M\_A\_DQSP4  
SA\_DQSP#[5] AK10 M\_A\_DQSP5  
SA\_DQSP#[6] AN11 M\_A\_DQSP6  
SA\_DQSP#[7] AR13 M\_A\_DQSP7  
  
SA\_MA[0] Y3 M\_A\_A0 M\_A\_A[15:0] 14  
SA\_MA[1] W1 M\_A\_A1  
SA\_MA[2] AA8 M\_A\_A2  
SA\_MA[3] AA3 M\_A\_A3  
SA\_MA[4] V1 M\_A\_A4  
SA\_MA[5] AA9 M\_A\_A5  
SA\_MA[6] T1 M\_A\_A6  
SA\_MA[7] Y9 M\_A\_A8  
SA\_MA[8] U6 M\_A\_A9  
SA\_MA[9] AD4 M\_A\_A10  
SA\_MA[10] T2 M\_A\_A11  
SA\_MA[11] U8 M\_A\_A12  
SA\_MA[12] AG8 M\_A\_A13  
SA\_MA[13] T3 M\_A\_A14  
SA\_MA[14] V9 M\_A\_A15  
SA\_MA[15]

Clarkfield/Auburndale

Channel A DQ[15,32,48,54], DM[5]  
Requires minimum 12mils spacing  
with all other signals, including data signals.

U19D

15 M\_B\_DQ[63:0]

M B DQ0 B5 SB\_DQ[0]  
M B DQ1 A5 SB\_DQ[1]  
M B DQ2 C3 SB\_DQ[2]  
M B DQ3 B3 SB\_DQ[3]  
M B DQ4 E4 SB\_DQ[4]  
M B DQ5 A6 SB\_DQ[5]  
M B DQ6 A4 SB\_DQ[6]  
M B DQ7 C4 SB\_DQ[7]  
M B DQ8 D1 SB\_DQ[8]  
M B DQ9 D2 SB\_DQ[9]  
M B DQ10 F2 SB\_DQ[10]  
M B DQ11 F1 SB\_DQ[11]  
M B DQ12 C2 SB\_DQ[12]  
M B DQ13 F5 SB\_DQ[13]  
M B DQ14 F3 SB\_DQ[14]  
M B DQ15 G4 SB\_DQ[15]  
M B DQ16 H6 SB\_DQ[16]  
M B DQ17 G2 SB\_DQ[17]  
M B DQ18 J6 SB\_DQ[18]  
M B DQ19 J3 SB\_DQ[19]  
M B DQ20 G1 SB\_DQ[20]  
M B DQ21 G5 SB\_DQ[21]  
M B DQ22 J2 SB\_DQ[22]  
M B DQ23 J1 SB\_DQ[23]  
M B DQ24 J5 SB\_DQ[24]  
M B DQ25 K2 SB\_DQ[25]  
M B DQ26 L3 SB\_DQ[26]  
M B DQ27 M1 SB\_DQ[27]  
M B DQ28 K5 SB\_DQ[28]  
M B DQ29 K4 SB\_DQ[29]  
M B DQ30 M4 SB\_DQ[30]  
M B DQ31 N5 SB\_DQ[31]  
M B DQ32 AF3 SB\_DQ[32]  
M B DQ33 AG1 SB\_DQ[33]  
M B DQ34 AJ3 SB\_DQ[34]  
M B DQ35 AK1 SB\_DQ[35]  
M B DQ36 AG4 SB\_DQ[36]  
M B DQ37 AG3 SB\_DQ[37]  
M B DQ38 AJ4 SB\_DQ[38]  
M B DQ39 AH4 SB\_DQ[39]  
M B DQ40 AK3 SB\_DQ[40]  
M B DQ41 AK4 SB\_DQ[41]  
M B DQ42 AM6 SB\_DQ[42]  
M B DQ43 AN2 SB\_DQ[43]  
M B DQ44 AK5 SB\_DQ[44]  
M B DQ45 AK2 SB\_DQ[45]  
M B DQ46 AM4 SB\_DQ[46]  
M B DQ47 AM3 SB\_DQ[47]  
M B DQ48 AP3 SB\_DQ[48]  
M B DQ49 AN5 SB\_DQ[49]  
M B DQ50 AT4 SB\_DQ[50]  
M B DQ51 AN6 SB\_DQ[51]  
M B DQ52 AN4 SB\_DQ[52]  
M B DQ53 AN3 SB\_DQ[53]  
M B DQ54 AT5 SB\_DQ[54]  
M B DQ55 AT6 SB\_DQ[55]  
M B DQ56 AN7 SB\_DQ[56]  
M B DQ57 AP6 SB\_DQ[57]  
M B DQ58 AP8 SB\_DQ[58]  
M B DQ59 AT9 SB\_DQ[59]  
M B DQ60 AT7 SB\_DQ[60]  
M B DQ61 AP9 SB\_DQ[61]  
M B DQ62 AR10 SB\_DQ[62]  
M B DQ63 AT10 SB\_DQ[63]

DDR SYSTEM MEMORY - B

SB\_CLK[0] W8 M\_B\_CLKP0 15  
SB\_CLK[0] W9 M\_B\_CLKN0 15  
SB\_CKE[0] M3 M\_B\_CKE0 15  
  
SB\_CLK[1] V7 M\_B\_CLKP1 15  
SB\_CLK[1] V6 M\_B\_CLKN1 15  
SB\_CKE[1] M2 M\_B\_CKE1 15  
  
SB\_CS#[0] AB8 M\_B\_CS0# 15  
SB\_CS#[1] AD6 M\_B\_CS1# 15  
  
SB\_ODT[0] AC7 M\_B\_ODT0 15  
SB\_ODT[1] AD1 M\_B\_ODT1 15  
  
SB\_DM[0] D4 M\_B\_DM0 M\_B\_DM[7:0] 15  
SB\_DM[1] E1 M\_B\_DM1  
SB\_DM[2] H3 M\_B\_DM2  
SB\_DM[3] K1 M\_B\_DM3  
SB\_DM[4] AH1 M\_B\_DM4  
SB\_DM[5] AL2 M\_B\_DM5  
SB\_DM[6] AR4 M\_B\_DM6  
SB\_DM[7] AT8 M\_B\_DM7  
  
SB\_DQS#[0] D5 M\_B\_DQSN0 M\_B\_DQSN[7:0] 15  
SB\_DQS#[1] E4 M\_B\_DQSN1  
SB\_DQS#[2] L4 M\_B\_DQSN2  
SB\_DQS#[3] L4 M\_B\_DQSN3  
SB\_DQS#[4] AH2 M\_B\_DQSN4  
SB\_DQS#[5] AL4 M\_B\_DQSN5  
SB\_DQS#[6] AR5 M\_B\_DQSN6  
SB\_DQS#[7] AR8 M\_B\_DQSN7  
  
SB\_DQSP#[0] C5 M\_B\_DQSP0 M\_B\_DQSP[7:0] 15  
SB\_DQSP#[1] E3 M\_B\_DQSP1  
SB\_DQSP#[2] H4 M\_B\_DQSP2  
SB\_DQSP#[3] M5 M\_B\_DQSP3  
SB\_DQSP#[4] AG2 M\_B\_DQSP4  
SB\_DQSP#[5] AL5 M\_B\_DQSP5  
SB\_DQSP#[6] AP5 M\_B\_DQSP6  
SB\_DQSP#[7] AP7 M\_B\_DQSP7  
  
SB\_MA[0] U5 M\_B\_A0 M\_B\_A[15:0] 15  
SB\_MA[1] V2 M\_B\_A1  
SB\_MA[2] T5 M\_B\_A2  
SB\_MA[3] V3 M\_B\_A3  
SB\_MA[4] R1 M\_B\_A4  
SB\_MA[5] T8 M\_B\_A5  
SB\_MA[6] R2 M\_B\_A6  
SB\_MA[7] R6 M\_B\_A7  
SB\_MA[8] R4 M\_B\_A8  
SB\_MA[9] R5 M\_B\_A9  
SB\_MA[10] AB5 M\_B\_A10  
SB\_MA[11] P3 M\_B\_A11  
SB\_MA[12] R3 M\_B\_A12  
SB\_MA[13] AF7 M\_B\_A13  
SB\_MA[14] P5 M\_B\_A14  
SB\_MA[15] N1 M\_B\_A15

Clarkfield/Auburndale



Channel B DQ[16,18,36,42,56,57,60,61,62]  
Requires minimum 12mils spacing  
with all other signals, including data signals.




## ARRANDALE PROCESSOR (GND)

## ARRANDALE PROCESSOR ( RESERVED, CFG)

07



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.





	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed

**Quanta Computer Inc.**  
PROJECT : FH2



Size Document Number  
ARRANDALE 4/4  
Date: Monday, December 21, 2009 Sheet 7 of 38



## IBEX PEAK-M (DMI, FDI, GPIO)




## IBEX PEAK-M (LVDS, DDI)






# RTC BATTERY






# IBEX PEAK-M (HDA,JTAG,SATA)



09



Flash Descriptor Security Override	
GPIO33	Low = Enabled High = Disabled
(Internal 20K/F pull high to +3.3V_RUN)	
<p>Note : GPIO33 is a signal used for Flash Descriptor Security Override/ME Debug Mode. This signal should be only asserted low through an external pull-down in manufacturing or debug environments ONLY.</p>	




## For PCH 32Mbit (4M Byte)






**Quanta Computer Inc.**  
PROJECT : FH2

Size: Document Number  
IBEX PEAK-M 2/6  
Date: Monday, December 21, 2009 Sheet 9 of 38 Rev 1A

Place TX DC blocking caps close PCH.




IBEX PEAK-M (GPIO,VSS\_NCTF,RSVD)



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH




Danbury Technology Enabled	
NV_ALE	High = Enable Low = Disable



A16 swap override Strap/Top-Block Swap Override jumper	
GNT3#	Low = A16 swap override/Top-Block Swap Override enabled High = Default



Integrated Clock Chip Enable (Reserve to validate for future platforms)	
RSV_WOL_EN (GPIO8)	Enable when sampled low Disable when sampled high




SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------

BMBUSY#:  
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3.3.  
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

BMBUSY#:(intel feedback)  
Follow CRB checklist, 1K is for intel BIOS validation purpose.

## IBEX PEAK-M (POWER)



**VCCAPLLEXP:**  
This pin can be left as no connect in On-Die VR enabled mode (default).

VCCIO = 3.208A max


$$VCC3\_3 = 0.357A$$

VCCFDIPLL = 100mA r


142

VCCIO = 3.208A max

PCH EDS(V1.0) P84  
+NVRAM\_VCCQ:  
1.8 V supply for Dual Channel NAND interface.  
This power is supplied by core  
well. If unused, this pin should  
be connected to Vcc3\_3.



## POWER



VCCME3\_3:  
ENS(V1.0):P84:supply for the Intel Management Engine.This is a separate power plane  
that may or may not be powered in S3-S5 states.  
This plane must be on in S0  
and other times the Intel Management Engine is used.


NAND interface.

$$+V$$


\_\_\_\_\_

C294

## POWER





C61 is required close the PCH ball



Size	Document Number			Re
	<b>IBEX PEAK-M 5/6</b>			
Date:	Monday, December 21, 2009	Sheet	12	of 38



## IBEX PEAK-M (GND)




Quanta Computer Inc.

PROJECT : FH2


Size	Document Number	Rev
	IBEX PEAK-M 6/6	1A
Date	Monday, December 21, 2009	Sheet 13 of 38








## Place these Caps near So-Dimm2.



## M1 VREF




Quanta Computer Inc.

PROJECT : FH2


Size	Document Number	Rev
	DDR3 DIMM-2	1A
Date:	Monday, December 21, 2009	Sheet 15 of 38





## Backlight Control(LDS)






## BACKLIGHT POWER






## LED Panel POWER SWITCH(LVDS) 16



## LVDS/CCD





 <b>Quanta Computer Inc.</b> <b>PROJECT : FH2</b>		Rev 1A
Size	Document Number	
Date:	Monday, December 21, 2009	Sheet 16 of 38






## reserve for EMI

Signals		PDT	CHR	PIM
PC1	Ra	NC	4.7K	NC
HDMI_CFG0	Rb	NC	NC	NC
HDMI_CFG1	Rc	4.7K	NC	NC
REXT	Rd	499	1.2K	4.7K
PC1	Re	NC	NC	4.7K
HDMI_OE#	Rf	NC	4.7K	NC
PC0	Rg	4.7K	4.7K	4.7K



## HDMI




**Quanta Computer Inc.**  
PROJECT : FH2

Size: Document Number: CRT CONN/HDMI  
Date: Monday, December 21, 2009 Sheet: 17 of 38






## 2.5" SATA HDD




## SATA ODD

20


### ODD CONN




## Hole



## Decoupling Cap



## EMI(Decoupling Cap)



Quanta Computer Inc.





PROJECT : FH2

Size	Document Number	Rev
	HDD/ ODD/HOLE	1A

Date: Monday, December 21, 2009 Sheet 20 of 38




22








# Keyboard(KBC)




For EMI Reserve Caps for debug



# Touch Pad



## HDD/ODD




## CAPS LED



## NUM LED




## WLAN



## 3G




## Battery




## Power Status




## MIC




## HP




## SPKR



## BEEP









## VOLMUTE




U23	Ra	Rb	Rc	Rd	Re	Ca	Cb	Cc	Cd	Da	La	Ua
ALC269Q-VA	○	○	○	○	○	○	○	○	○	○	○	○
ALC269Q-VB	○	○	○	○	○	○	○	○	○	○	○	○

## Codec ALC269






### BIOS Write Protect






Layout Note:  
32.768kHz clock lines:

- a. If possible, please avoid using any through-hole.
- b. Please make the trace length short, and the trace width wide enough.
- c. The spacing to the closest neighbor should be wide enough.




PCB REV	MODEL_ID0	MODEL_ID1
C	LOW	LOW
D	HIGH	LOW
E	LOW	HIGH
F	HIGH	HIGH


NEW CARD




SW BOARD CON



CPU FAN CTRL






**Quanta Computer Inc.**  
PROJECT : FH2



Size	Document Number	Rev
	<b>FAN/SW/NEWCARD</b>	1A
Date:	Monday, December 21, 2009	Sheet 26 of 38

+5VPCU +/- 5%  
Countinue current:4.9A  
Peak current :8A  
OCP minimum :10A

+3VPCU +/- 5%  
Countinue current:5.1A  
Peak current:6A  
OCP minimum 7.5A





## EMI




Quanta Computer Inc.  
PROJECT : FH1

Size	Document Number	Rev
	+5V/+3V (RT8206B)	1A
Date:	Monday, December 21, 2009	Sheet 27 of 39











**Quanta Computer Inc.**


**PROJECT : FH1A**


Size	Document Number	Rev
	<b>+1.05V_VTT (VT358)</b>	1A
Date:	Monday, December 21, 2009	Sheet 30 of 45













# Power Tree Table

36







A  
PAGE4 : C370 change to 0.047uF from 1uF  
PAGE9 : change R291 and R314 to 3.3K from 10K for intel suggest  
PAGE10 : 1.change U4 to MC74VHC1G08DFT2G from TC7SZ32FU(T5L,F,T)  
2. R86 non-stuff  
3. R283 and R284 change to 2.2K from 6.8K  
4. add R353 and R343 4.7K and change SMBus\_ME1 pull high to +3VRUN  
PAGE11 : change CON11 to battery socket from connector  
PAGE 16 : change U14 to IC(5P) APL3512AB1-TRG from G5243AT11U for cost down  
PAGE 17 : 1. reserve R427, R429, R430 and R431 for EMI  
2. add 1uF C4578,C4579, change C4573, C4574, C4575, C4576 and C4577 to 1uF.  
3. change R422 and R423 to 2.2K from 2K.  
4. reserve U25, U27 and U29 for ESD  
PAGE 18 : change CN2 to DFHD23MS086  
PAGE 19 : 1.mount R562, R565 no stuff for ISOLATE# signal control  
2. delete C567, C656 and C655  
3. mount R557, delete R576,R191, C567,C656,C655, and reserve R561,R560.  
4. delete R585 and R586.  
5.add R194, R195 for LAN GND  
PAGE 21 : swap L10 and L13 usb signal for layout.  
PAGE 22 : 1.change JSIM1 footprint to SIM-CE01X-3-14P-SMT  
2. change +3V\_3G to +3V\_RUN  
PAGE 23 : reserve D28 for 3G LED  
PAGE 24 : 1. add AR23, AR24, AR25 and AC36 for ALC269-VA and AL269-VB co-layout  
2. change U23 footprint to QFN48-7X7-5-49P-SMT  
3. add AC26 0 ohm.  
PAGE 25 : 1.add T15, T56, T57, T58, T59, T60, T61, T62, T63, T64, T65 and T66 for debug  
2. add PCB revision table  
3. mount R365 and R368; non-stuff R367, R366, R369 and R370  
PAGE 26 : 1. change U2 to APL5606KI-TRG from G995 for cost down  
2. U26 connect Pin4 to +3V\_RUN, Pin5 to PWR\_3.3VPEC, Pin13 to PWR\_1.5VPEC and Pin14 to +1.5V\_RUN  
PAGE 27 : 1.PL8 changed to choke SMD 5.2UH 5.5A,30% SCDS104R-SR2T-N  
2. VIN to GND add C413, C414, C415, C416, C417, C418 and C419 01.uF for EMI  
3. PL8 keep original choke (no change)  
4. PC181,PC182 non-stuff  
5. PQ17 change to AON7410 (BAM74100001)  
6. PQ18 change to source AON7702 (BAM77020000)  
7. PC20 change to source AO4496 (BAM44960000)  
8. PQ21 change to source AO4712 (BAM47120000)  
7.delete PR203,PR102  
8.delete PC181, PC182  
PAGE 28 : 1.PL4 change to choke coil 1.5UH30%10A (SIL104R-1R5PF) footprint change to choke-etqp4l  
2.PC153 change to 390U/2.5V\_6X5.8ESR10  
3. PL4 change to CHOKE COIL 1.5UH30%10A (SIL104R-1R5PF)  
4. PC153 change to 390U/2.5V\_6X5.8ESR10  
5. delete PC54 BOM  
6. PQ35 change to AO4496 (BAM44960000)  
7. PQ52 change to source AO4712 (BAM47120000)  
8. PQ43 change to source AO4496 (BAM44960000)  
9. delete PR179  
PAGE 29 : 1.change PR235 to 68ohm from 58 no stuff  
2. PR235 change to RES CHIP 68 1/16W +-1 % (0402)  
3. PQ4, PQ45 change to RJK03B9DPA (BAM03B90000)  
4. PQ3, PQ7, PQ41, PQ44 change to RJK03D3DPA (BAM03D30000)  
5. PR215 changed to 5.9K RES CHIP 5.9K 1/16W +-1 % (0402) (CS25902FB10)  
6. PC194 and PC199 changed to CAP CHIP 0.033U 16V (+-10%, X7R, 0402)33nF CH3333K1B02  
7. Delete PJP0  
PAGE 30 : 1.PU8 changed to IC CTRL (25P) VT357FCX-ADJ (CSP-25)  
2. PU8 change to IC CTRL (25P) VT357FCX-ADJ (CSP-25)  
3. PR168 change to 31.6KF  
4.Delete PR180,PJP2  
5. PR168 CHANGED TO 40.2K  
PAGE 31 : 1.add PC156,PC201,PC202 and PC203 to CAP CHIP 560P 50V(+/-10%,X7R,0402)PAL ASN  
2. add PC201, PC202, PC203, PC204 560PF  
3. PQ36 change to RJK03B9 (BAM03B90000)  
4. PQ37, PQ40 change to RJK03D3 (BAM03D30000)  
PAGE 32 : 1. change PC184 to 390U/2.5V\_6X5.8ESR10  
2. PC205=390U/2.5V\_6X5.8ESR10.  
3. PQ42 change to RJK03B9 (BAM03B90000)  
4. PQ50 change to source RJK03D3 (BAM03D30000)  
5. delete PC184.  
6. add 2nd source PN: DC-10F0M102,(CHOKE 1.0UH +-20% 15A(PCMB104T-1R0MN).  
7. delete PD7 BOM  
8. delete PR198  
9. changed PL9 to DC-33B0M003 CHOKE 3.3UH 11A +-20 % ( PCMB104E-3R3MS)  
PAGE 33 : 1.PQ24 changed to TRANS MOSFET FDS6690AS (30V,10A)  
2. add PQ8 in BOM  
3. PQ23, PQ24, PQ31 change to AO4496 (BAM44960000)  
4. PQ30, PQ25 change to ME3424D  
5. PQ22 CHANGED TO AOL1448 (BAM14480000)  
6. PR82 and PR204 CHANGE TO 560K (CS45602FB04)  
7. PR104 and PR112 CHANGE TO 442K (CS44422FB00)  
PAGE 34 : 1.change PU3 footprint to 'QFN28-5X5-5-33P-sm  
2. PC119, PC124 CHANGED TO 0402 TYPE PN: CH5101K9B01  
3. delete PF1,PF2